

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/065,723	11/13/2002	Kevin A. Batson	FIS920010179	6157
30449 75	90 08/17/2004		EXAM	INER
SCHMEISER, OLSEN + WATTS			BAKER, STEPHEN M	
SUITE 201 3 LEAR JET			ART UNIT	PAPER NUMBER
LATHAM, NY 12033			2133	

DATE MAILED: 08/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

_	Application No.	Applicant(s)
	10/065,723	BATSON ET AL.
Office Action Summa		Art Unit
	Stephen M. Baker	2133
The MAILING DATE of this cor Period for Reply	mmunication appears on the cover sheet w	ith the correspondence address
THE MAILING DATE OF THIS COM - Extensions of time may be available under the preafter SIX (6) MONTHS from the mailing date of the lift the period for reply specified above is less than. If NO period for reply is specified above, the maximum Failure to reply within the set or extended period to the set of t	ovisions of 37 CFR 1.136(a). In no event, however, may a lis communication. thirty (30) days, a reply within the statutory minimum of thir imum statutory period will apply and will expire SIX (6) MON for reply will, by statute, cause the application to become Afonnths after the mailing date of this communication, even if	reply be timely filed ty (30) days will be considered timely. VTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication	(s) filed on	
2a) This action is FINAL .	2b)⊠ This action is non-final.	
3) Since this application is in con-	dition for allowance except for formal mat	ters, prosecution as to the merits is
closed in accordance with the	practice under <i>Ex parte Quayle</i> , 1935 C.E). 11, 453 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) <u>1-20</u> is/are pending in	the application.	
4a) Of the above claim(s)	_ is/are withdrawn from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-20</u> is/are rejected.		
7) Claim(s) is/are objected	to.	
8) Claim(s) are subject to	restriction and/or election requirement.	
Application Papers		
9)☐ The specification is objected to	by the Examiner.	
10)☐ The drawing(s) filed on i	s/are: a) accepted or b) objected to	by the Examiner.
Applicant may not request that an	y objection to the drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).
Replacement drawing sheet(s) inc	cluding the correction is required if the drawing	(s) is objected to. See 37 CFR 1.121(d)
11)☐ The oath or declaration is object	cted to by the Examiner. Note the attached	d Office Action or form PTO-152.
Priority under 35 U.S.C. § 119		
a) ☐ All b) ☐ Some * c) ☐ None		§ 119(a)-(d) or (f).
	riority documents have been received.	polication No
<u> </u>	riority documents have been received in A opies of the priority documents have been	·· ——
	ppies of the priority documents have been rnational Bureau (PCT Rule 17.2(a)).	received in this ivational Stage
	action for a list of the certified copies not	received.
	·	
	BES	ST AVAILABLE COPY
Attachment(s)		
_		
) Notice of References Cited (PTO-892)		Summary (PTO-413) s)/Mail Date
_	view (PTO-948) Paper No(s	s)/Mail Date nformal Patent Application (PTO-152)

Application/Control Number: 10/065,723

Art Unit: 2133

٠ 🛪 ۾

DETAILED ACTION

Specification

1. Claim 1 is objected to because of the following informalities:

In claim 1: "couples a first respective bitline or to a second respective bitline" apparently should be "couples to a first respective bitline or to a second respective bitline".

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,319,589 to Yamagata *et al* (hereafter Yamagata) in view of U.S. Patent No. 5,134,585 to Murakami *et al* (hereafter Murakami).

Yamagata discloses a content-addressable memory with bitline replacement that uses a non-adjacent spare adjacent bitline. Referring to Fig. 16 of Yamagata, a "coupling circuit" 10 for coupling bitlines (DT0-DT35, DTS), and their complements, to data lines (IO0-IO35) is controlled by a "steering signal" (400-435) for each data line. Yamagata's "coupling circuit", in operation.

Application/Control Number: 10/065,723

Art Unit: 2133

"couples (to) a first respective bitline or to a second respective bitline based on a steering signal", however Yamagata's "first bitline" and the replacement "second bitline" (DTS) are non-adjacent, except in the case of one bitline (DT35).

Yamagata further shows a circuit (500-535, 5S) that "maintains said first respective bitline at a desired potential after said data line is coupled to said second bitline" so that a faulty unselected bitline does not introduce noise in reading. Yamagata's bitline coupling selection signals (NED) are controlled (Fig. 18) by a combination of fuse (46) and latch (47), thereby providing "fuse latches".

Murakami discloses a memory array with bitline replacement using adjacent bitlines (Figs. 11a, 11b), which is a well-known functional equivalent alternative to using a non-adjacent spare bitline for bitline replacement. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Yamagata's memory chip by replacing the non-adjacent bitline sparing with Murakami's adjacent bitline sparing. Such a substitution would have been obvious because Murakami's adjacent bitline sparing was already a well-known functional equivalent alternative.

Regarding claims 4 and 13, for inverted bitlines (DT/0-DT/35), the "desired potential is ground".

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Application/Control Number: 10/065,723

Art Unit: 2133

4 8 5 00 7

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen M. Baker whose telephone number is (703) 305-9681. The examiner can normally be reached on Monday-Friday (11:00 AM - 7:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stephen M. Baker Primary Examiner Art Unit 2133

smb